Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2011/02/01
Vol. E94-A
No. 2 ;
pp. 696-705
Type of Manuscript:
PAPER
Category: VLSI Design Technology and CAD Keyword: formal verification, bounded model checking, finite state machine with datapath, symbolic simulation, |