Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1999/05/25
Vol. E82-A
No. 5 ;
pp. 767-774
Type of Manuscript:
Special Section PAPER (Special Section on Discrete Mathematics and Its Applications)
Category: Keyword: graph algorithm, minimum cut linear arrangement, VLSI layout, adder tree, multiplier, |