|
| Keyword : Viterbi decoding
|
Hardware Efficient and Low Latency Implementations of Look-Ahead ACS Computation for Viterbi Decoders
Kazuhito ITO Ryoto SHIRASAKA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2013/12/01
Vol. E96-A
No. 12 ;
pp. 2680-2688
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category: High-Level Synthesis and System-Level Design
Keyword:
Viterbi decoding, convolutional code, look-ahead computation, high throughput, | | | Summary | Full Text:PDF | |
| |
|
A New Implementation Technique to Decode the Convolutional Code in Trellis-Coded Modulation
Anh DINH Xiao HU | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2004/03/01
Vol. E87-A
No. 3 ;
pp. 619-627
Type of Manuscript:
Special Section PAPER (Special Section on Applications and Implementations of Digital Signal Processing)
Category: Communication Theory and Systems
Keyword:
TCM, look-up-table, Viterbi decoding, IP core, ASIC, VLSI architecture, | | | Summary | Full Text:PDF | |
| |
| |
|
On the Structure of an SST Viterbi Decoder for General Rate (n-1)/n Convolutional Codes Viewed in the Light of Syndrome Decoding
Masato TAJIMA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1996/09/25
Vol. E79-A
No. 9 ;
pp. 1447-1449
Type of Manuscript:
Special Section LETTER (Special Section on Information Theory and Its Applications)
Category: Coding Theory
Keyword:
convolutional code, non-systematic code, Viterbi decoding, syndrome decoding, SST Viterbi decoder, | | | Summary | Full Text:PDF | |
| |
| |
| |
| |
| |
| |
| |
|
|