Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2024/08/01
Vol. E107-A
No. 8 ;
pp. 1139-1150
Type of Manuscript:
PAPER
Category: VLSI Design Technology and CAD Keyword: wafer-level spatial characteristic modeling, Gaussian process regression, LSI test, |