Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2018/02/01
Vol. E101-A
No. 2
pp. 441-446
Type of Manuscript:
Special Section LETTER (Special Section on Analog Circuit Techniques and Related Topics) Category: Keyword: MOM capacitor, parasitic resistance, parasitic inductance, layout optimization, |