|
| Yasuaki NISHITANI
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
Multilevel Network Design for Parity Functions with MOS Cells under Limitations on the Number of Series Transistors Yasuaki NISHITANI Kensuke SHIMIZU | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1988/08/25
Vol. E71-E
No. 8
pp. 791-798
Type of Manuscript:
PAPER Category: Computer Hardware and Design Keyword:
| | | Summary | Full Text:PDF | |
|
|