Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2006/02/01
Vol. E89-A
No. 2
pp. 528-534
Type of Manuscript:
PAPER Category: VLSI Design Technology and CAD Keyword: floorplanning, buffer insertion, routing, dominant wide bus, |