A Pipeline Chip for Quasi Arithmetic Coding Yair WISEMAN
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 2001/04/01 Vol. E84-ANo. 4pp. 1034-1041 Type of Manuscript: PAPER Category: Digital Signal Processing Keyword: pipeline structure, compression, arithmetic coding, hardware-software combination,