Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 1995/07/25
Vol. E78-D
No. 7
pp. 822-829
Type of Manuscript:
Special Section PAPER (Special Issue on Verification, Test and Diagnosis of VLSI Systems) Category: Keyword: test generation, combinational circuits, redundant faults, delay effect, extended seven-valued calculus, |