|
| Shigeru TAKASAKI
| |
|
|
On an Optimal Logic Partitioning/Test Points Setting Based on Testability Measures in Large Digital Circuits Shigeru TAKASAKI Shigehiro FUNATSU | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1985/01/25
Vol. E68-E
No. 1
pp. 29-36
Type of Manuscript:
PAPER Category: Digital Circuits Keyword:
| | | Summary | Full Text:PDF | |
|
Testability Measure Analysis in Digital Networks Shigeru TAKASAKI Shigehiro FUNATSU | Publication: IEICE TRANSACTIONS (1976-1990)
Publication Date: 1984/11/25
Vol. E67-E
No. 11
pp. 611-618
Type of Manuscript:
PAPER Category: Digital Circuits Keyword:
| | | Summary | Full Text:PDF | |
|
|