A Technique for Modelling Dynamic Reconfiguration with Improved Simulation Accuracy Milan VASILKODavid CABANIS
Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences Publication Date: 1999/11/25 Vol. E82-ANo. 11pp. 2465-2474 Type of Manuscript: Special Section PAPER (Special Section on VLSI Design and CAD Algorithms) Category: Keyword: logic simulation, Dynamically Reconfigurable Logic, run-time reconfiguration, VHDL, FPGAs,