|
| Masaru SANADA
|
Layout-Based Detection Technique of Line Pairs with Bridging Fault Using IDDQ
Masaru SANADA | Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 2004/03/01
Vol. E87-D
No. 3
pp. 557-563
Type of Manuscript:
Special Section PAPER (Special Section on Test and Verification of VLSI)
Category: Fault Detection
Keyword:
IDDQ, bridging fault, logic, layout structure, fault diagnosis, | | | Summary | Full Text:PDF | |
| |
|
|
A CAD-Based Approach to Fault Diagnosis of CMOS LSI with Single Fault Using Abnormal Iddq
Masaru SANADA | Publication: IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 1997/10/25
Vol. E80-A
No. 10
pp. 1945-1954
Type of Manuscript:
Special Section PAPER (Special Section on VLSI Design and CAD Algorithms)
Category:
Keyword:
CMOSLSI, Iddq, single faulty mode, fault diagnosis, logic simulation, | | | Summary | Full Text:PDF | |
|
|