Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2009/01/01
Vol. E92-C
No. 1
pp. 144-152
Type of Manuscript:
PAPER Category: Semiconductor Materials and Devices Keyword: defects, failure analysis, yield estimation, integrated circuit layout, simulation, |