Publication: IEICE TRANSACTIONS on Information and Systems
Publication Date: 1997/10/25
Vol. E80-D
No. 10
pp. 1009-1016
Type of Manuscript:
Special Section PAPER (Special Issue on Synthesis and Verification of Hardware Design) Category: Logic Design Keyword: logic optimization, benchmark circuits, random benchmarking, |