|
| Bin YANG
| |
|
| |
|
| |
|
| |
|
| |
|
|
Circuit Analysis and Design of Low-Power CMOS Tapered Buffer
Kuo-Hsing CHENG Wei-Bin YANG | Publication: IEICE TRANSACTIONS on Electronics
Publication Date: 2003/05/01
Vol. E86-C
No. 5
pp. 850-858
Type of Manuscript:
PAPER
Category: Electronic Circuits
Keyword:
CMOS buffer, inverted-delay-unit, LPID, split-path, LBFS, low-swing bootstrapped, charge-transfer, feedback-controlled, split-path, CRFS, power-delay product, | | | Summary | Full Text:PDF | |
| |
|
|
|