Gate Array using Low-Temperature Poly-Si Thin-Film Transistors

Mutsumi KIMURA  Masashi INOUE  Tokiyoshi Matsuda  

Publication:   IEICE TRANSACTIONS on Electronics
Publicized: 2020/01/27
DOI: 10.1587/transele.2018ECP5067
Full Text: PDF(1.7MB)