For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Exploiting Packet-level Parallelism of Packet Parsing for FPGA-based Switches
Junnan LI Biao HAN Zhigang SUN Tao LI Xiaoyan WANG
IEICE TRANSACTIONS on Communications
Type of Manuscript: PAPER
Full Text: PDF(3.4MB)