For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Dynamic 1/4N Frequency Divider Using Delay-Controlled Even-Stage Buffers
Hideyuki NOSAKA Toshihiko KOSUGI Kenjiro NISHIKAWA Ichihiko TOYODA Koichi MURATA
C - Abstracts of IEICE TRANSACTIONS on Electronics (Japanese Edition)
Publication Date: 2010/02/01
Online ISSN: 1881-0217
Print ISSN: 1345-2827
Type of Manuscript: PAPER
dynamic frequency divider, frequency division by 4N, delay control, 1/8 frequency divider, InP HEMT,
Full Text(in Japanese): FreePDF(475.7KB)
This paper presents a new dynamic frequency divider which generates a 1/4N frequency component, i.e. 1/4, 1/8, 1/12, . The frequency divider consists of a multi-stage transfer-gate-inverter pair and an additional inverter. The additional inverter enables the operation of frequency dividers with even-stage buffers, and results in frequency division by 4N. Delaycontrol circuits are also employed to widen the operation range of the frequency divider. A Prototype of 30 GHz-band 1/8 frequency divider was fabricated using 0.1 µm InP HEMT device. The measured operation range was 2.5 GHz in 30 GHz band, and power consumption was only 60 mW.