Design Optimization for Process-Variation-Tolerant 22-nm FinFET-Based 6-T SRAM Cell with Worst-Case Sampling Method

Sangheon OH  Changhwan SHIN  

IEICE TRANSACTIONS on Electronics   Vol.E99-C   No.5   pp.541-543
Publication Date: 2016/05/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E99.C.541
Type of Manuscript: BRIEF PAPER
random variation,  FinFET,  SRAM,  worst-case sampling,  

Full Text: PDF>>
Buy this Article

To find the optimal design in alleviating the effect of random variations on a SRAM cell, a worst-case sampling method is used. From the quantitative analysis using this method, the optimal designs for a process-variation-tolerant 22-nm FinFET-based 6-T SRAM cell are proposed and implemented through cell layouts and a dual-threshold-voltage designs.