IEICE Trans - A Design of 0.7-V 400-MHz All-Digital Phase-Locked Loop for Implantable Biomedical Devices

A Design of 0.7-V 400-MHz All-Digital Phase-Locked Loop for Implantable Biomedical Devices

Jungnam BAE
Saichandrateja RADHAPURAM
Ikkyun JO
Weimin WANG
Takao KIHARA
Toshimasa MATSUOKA

Publication
IEICE TRANSACTIONS on Electronics Vol.E99-C No.4 pp.431-439
Publication Date: 2016/04/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E99.C.431
Type of Manuscript: Special Section PAPER (Special Section on Solid-State Circuit Design---Architecture, Circuit, Device and Design Methodology)
Category:
Keyword:
all-digital phase-locked loop, controller, digitally-controlled oscillator, phase interpolator, CMOS, MICS,

Full Text: PDF(1.7MB)>>

Summary:
A low-voltage controller-based all-digital phase-locked loop (ADPLL) utilized in the medical implant communication service (MICS) frequency band was designed in this study. In the proposed design, controller-based loop topology is used to control the phase and frequency to ensure the reliable handling of the ADPLL output signal. A digitally-controlled oscillator with a delta-sigma modulator was employed to achieve high frequency resolution. The phase error was reduced by a phase selector with a 64-phase signal from the phase interpolator. Fabricated using a 130-nm CMOS process, the ADPLL has an active area of 0.64 mm², consumes 840 µW from a 0.7-V supply voltage, and has a settling time of 80 µs. The phase noise was measured to be -114 dBc/Hz at an offset frequency of 200 kHz.