For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A High Output Resistance 1.2-V VDD Current Mirror with Deep Submicron Vertical MOSFETs
Satoru TANOI Tetsuo ENDOH
IEICE TRANSACTIONS on Electronics
Publication Date: 2014/05/01
Online ISSN: 1745-1353
Type of Manuscript: Special Section PAPER (Special Section on Fundamentals and Applications of Advanced Semiconductor Devices)
current mirror, low VDD, vertical MOSFET, output resistance, short channel effect,
Full Text: PDF(1.9MB)>>
A low VDD current mirror with deep sub-micron vertical MOSFETs is presented. The keys are new bias circuits to reduce both the minimum VDD for the operation and the sensitivity of the output current on VDD. In the simulation, our circuits reduce the minimum VDD by about 17% and the VDD sensitivity by one order both from those of the conventional. In the simulation with 90nm φ vertical MOSFET approximate models, our circuit shows about 4MΩ output resistance at 1.2-V VDD with the small temperature dependence, which is about six times as large as that with planar MOSFETs.