For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Low EMI Circuit Design with Asynchronous Multi-Frequency Clocking
IEICE TRANSACTIONS on Electronics
Publication Date: 2014/12/01
Online ISSN: 1745-1353
Type of Manuscript: BRIEF PAPER
Category: Electronic Circuits
electromagnetic interference, EMI, multi-frequency clocking, asynchronous circuits,
Full Text: PDF(612.3KB)>>
In this paper, we propose a new design technique called asynchronous multi-frequency clocking for suppressing EMI at a chip design level by combining two independent EMI-suppressing approaches: multi-frequency clocking and asynchronous circuit design techniques. To show the effectiveness of our approach, a five-stage pipelined asynchronous MIPS with multi-frequency clocking has been implemented on a commercial Xilinx FPGA device. Our approach shows 11.05 dB and 5.88 dB reductions of peak EM radiation in the prototyped implementation when compared to conventional synchronous and bundled-data asynchronous circuit counterparts, respectively.