A Simplified Broadband Output Matching Technique for CMOS stacked Power Amplifiers

Jaeyong KO  Kihyun KIM  Jaehoon SONG  Sangwook NAM  

IEICE TRANSACTIONS on Electronics   Vol.E97-C    No.10    pp.938-940
Publication Date: 2014/10/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E97.C.938
Type of Manuscript: BRIEF PAPER
broadband,  CMOS,  continuous Class-F,  high-efficiency,  linear,  power amplifier (PA),  stacked transistors,  

Full Text: PDF>>
Buy this Article

This paper describes the design method of a broadband CMOS stacked power amplifier using harmonic control over wide bandwidths in a 0.11 μm standard CMOS process. The high-efficiency can be obtained over wide bandwidths by designing a load impedance circuit as purely reactive as possible to the harmonics with broadband fundamental matching, which is based on continuous Class-F mode of operation. Furthermore, the stacked topology overcomes the low breakdown voltage limit of CMOS transistor and increases output impedance. With a 5-V supply and a fixed matching circuitry, the suggested power amplifier (PA) achieves a saturated output power of over 26.7 dBm and a drain efficiency of over 38% from 1.6 GHz to 2.2 GHz. In W-CDMA modulation signal measurements, the PA generates linear power and power added efficiency of over 23.5 dBm and 33% (@ACLR =-33 dBc).