For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Data Convertors Design for Optimization of the DDPL Family
Song JIA Li LIU Xiayu LI Fengfeng WU Yuan WANG Ganggang ZHANG
IEICE TRANSACTIONS on Electronics
Publication Date: 2013/09/01
Online ISSN: 1745-1353
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Electronic Circuits
convertor, differential power analysis (DPA), information security, delay-based dual-rail precharge logic (DDPL), low power,
Full Text: PDF>>
Information security has been seriously threatened by the differential power analysis (DPA). Delay-based dual-rail precharge logic (DDPL) is an effective solution to resist these attacks. However, conventional DDPL convertors have some shortcomings. In this paper, we propose improved convertor pairs based on dynamic logic and a sense amplifier (SA). Compared with the reference CMOS-to-DDPL convertor, our scheme could save 69% power consumption. As to the comparison of DDPL-to-CMOS convertor, the speed and power performances could be improved by 39% and 54%, respectively.