Symbol-Rate Clock Recovery for Integrating DFE Receivers

Tsutomu TAKEYA  Tadahiro KURODA  

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E96-A   No.3   pp.705-712
Publication Date: 2013/03/01
Online ISSN: 1745-1337
DOI: 10.1587/transfun.E96.A.705
Print ISSN: 0916-8508
Type of Manuscript: PAPER
Category: Communication Theory and Signals
serial link,  clock recovery,  decision feedback equalizer (DFE),  integrating DFE,  receiver architecture,  

Full Text: PDF>>
Buy this Article

In this paper, a symbol-rate clock recovery scheme for a receiver that uses an integrating decision feedback equalizer (DFE) is proposed. The proposed clock recovery using expected received signal amplitudes as the criterion realizes minimum mean square error (MMSE) clock recovery. A receiver architecture using an integrating DFE with the proposed symbol-rate clock recovery is also proposed. The proposed clock recovery algorithm successfully recovered the clock phase in a system level simulation only with a DFE. Higher jitter tolerance than 0.26 UIPP at 10 Gb/s operation was also confirmed in the simulation with an 11 dB channel loss at 5 GHz.