Parallel Dual Modulus Prescaler with a Step Size of 0.5

Hideyuki NAKAMIZO  Kenichi TAJIMA  Ryoji HAYASHI  Kenji KAWAKAMI  Toshiya UOZUMI  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E95-C   No.7   pp.1189-1194
Publication Date: 2012/07/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E95.C.1189
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Recent Trends of Microwave Systems and Their Fundamental Technologies)
Category: 
Keyword: 
phase locked loops,  divider,  phase noise,  fractional-N frequency synthesizer,  dual modulus prescaler,  

Full Text: PDF>>
Buy this Article




Summary: 
This paper shows a new pulse swallow programmable frequency divider with the division step size of 0.5. To realize the division step size of 0.5 by a conventional pulse swallow method, we propose a parallel dual modulus prescaler with the division ratio of P and P + 0.5. It consists of simple circuit elements and has an advantage over the conventional dual modulus prescaler with the division step size of 0.5 in high frequency operation. The proposed parallel dual modulus prescaler with the division ratio 8 and 8.5 is implemented in the 0.13-µm CMOS technology. The proposed architecture achieves 7 times higher frequency operation than the conventional one theoretically. It is verified the functions over 5 GHz.