A Novel and Very Fast 4-2 Compressor for High Speed Arithmetic Operations

Amir FATHI  Sarkis AZIZIAN  Khayrollah HADIDI  Abdollah KHOEI  

IEICE TRANSACTIONS on Electronics   Vol.E95-C   No.4   pp.710-712
Publication Date: 2012/04/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E95.C.710
Print ISSN: 0916-8516
Type of Manuscript: BRIEF PAPER
compressor,  low latency,  pass-transistor logic,  

Full Text: PDF>>
Buy this Article

A novel high speed 4-2 compressor using static and pass-transistor logic, has been designed in a 0.35 µm CMOS technology. In order to reduce gate level delay and increase the speed, some changes are performed in truth table of conventional 4-2 compressor which leaded to the simplification of logic function for all parameters. Therefore, power dissipation is decreased. In addition, because of similar paths from all inputs to the outputs, the delays are the same. So there will be no need for extra buffers in low latency paths to equalize the delays.