For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Fractional-N PLL with Dual-Mode Detector and Counter
Fitzgerald Sungkyung PARK Nikolaus KLEMMER
IEICE TRANSACTIONS on Electronics
Publication Date: 2012/12/01
Online ISSN: 1745-1353
Print ISSN: 0916-8516
Type of Manuscript: BRIEF PAPER
Category: Integrated Electronics
fractional-N PLL, dual-mode detector, phase frequency detector, digital counter, digital delta-sigma modulator,
Full Text: PDF(455.8KB)>>
A fractional-N phase-locked loop (PLL) is designed for the DigRF interface. The digital part of the PLL mainly consists of a dual-mode phase frequency detector (PFD), a digital counter, and a digital delta-sigma modulator (DSM). The PFD can operate on either 52 MHz or 26 MHz reference frequencies, depending on its use of only the rising edge or both the rising and the falling edges of the reference clock. The interface between the counter and the DSM is designed to give enough timing margin in terms of the signal round-trip delay. The circuitry is implemented using a 90-nm CMOS process technology with a 1.2-V supply, draining 1 mA.