A 66-dBc Fundamental Suppression Frequency Doubler IC for UWB Sensor Applications

Jiangtao SUN  Qing LIU  Yong-Ju SUH  Takayuki SHIBATA  Toshihiko YOSHIMASU  

IEICE TRANSACTIONS on Electronics   Vol.E94-C   No.4   pp.575-581
Publication Date: 2011/04/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E94.C.575
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Circuits and Design Techniques for Advanced Large Scale Integration)
frequency doubler,  high suppression,  high conversion gain,  low input power,  UWB sensor,  

Full Text: PDF(1.7MB)>>
Buy this Article

A balanced push-push frequency doubler has been demonstrated in 0.25-µm SOI (Silicon on Insulator) SiGe BiCMOS technology operating from 22 GHz to 29 GHz with high fundamental frequency suppression and high conversion gain. A series LC resonator circuit is connected in parallel with the differential outputs of the doubler core circuit. The LC resonator is effective to improve the fundamental frequency suppression. In addition, the LC resonator works as a matching circuit between the output of the doubler core and the input of the output buffer amplifier, which increases the conversion gain of the whole circuit. A measured fundamental frequency suppression of greater than 46 dBc is achieved at an input power of -10 dBm in the output frequency band of 22-29 GHz. Moreover, maximum fundamental frequency suppression of 66 dBc is achieved at an input frequency of 13 GHz and an input power of -10 dBm. The frequency doubler works at a supply voltage of 3.3 V.