A 0.357 ps Resolution, 2.4 GHz Time-to-Digital Converter with Phase-Interpolator and Time Amplifier

YoungHwa KIM  AnSoo PARK  Joon-Sung PARK  YoungGun PU  Hyung-Gu PARK  HongJin KIM  Kang-Yoon LEE  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E94-C   No.12   pp.1896-1901
Publication Date: 2011/12/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E94.C.1896
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Integrated Electronics
Keyword: 
time-to-digital converter (TDC),  two-step TDC,  phase-interpolator,  time amplifier,  all-digital phase-locked loop (ADPLL),  

Full Text: PDF(2.6MB)>>
Buy this Article



Summary: 
In this paper, we propose a two-step TDC with phase-interpolator and time amplifier to satisfy high resolution at 2.4 GHz input frequency by implementing delay time less than that of an inverter delay. The accuracy of phase-interpolator is improved for process variation using the resistor automatic-tuning circuit. The gain of time amplifier is improved using the delay time difference between two delay cells. It is implemented in a 0.13 µm CMOS process with a die area of 0.68 mm2. And the power consumption is 14.4 mW at a 1.2 V supply voltage. The resolution and input frequency of the TDC are 0.357 ps and 2.4 GHz, respectively.