A 0.18 µm CMOS 12 Gb/s 10-PAM Serial Link Transmitter

Bongsub SONG  Kwangsoo KIM  Jinwook BURM  

IEICE TRANSACTIONS on Electronics   Vol.E94-C   No.11   pp.1787-1793
Publication Date: 2011/11/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E94.C.1787
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Electronic Circuits
pulse amplitude modulation (PAM),  CMOS,  transmitters,  high-speed integrated circuits,  

Full Text: PDF(1.8MB)>>
Buy this Article

A 12 Gb/s 10-level pulse amplitude modulation (PAM) serial-link transmitter was implemented using a 0.18 µm CMOS process. The proposed 10-PAM transmitter achieves a channel efficiency of 4 bit/symbol by dual-mode amplitude modulations using 10 differential-mode levels and 3 common-mode levels. The measured maximum data-rate was 12 Gb/s over 0.7-m cable and 2-cm printed circuit board (PCB) traces. The entire transmitter consumes 432 mW such that the figure of merit of the transmitter is 36 pJ/bit. The present work demonstrates the greater channel efficiency of 4 bit/symbol than the currently reported multi-level PAM transmitters.