For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Low-Noise, High-Gain Quasi-Millimeter-Wave Receiver MMIC with a Very High Degree of Integration Using 3D-MMIC Technology
Takana KAHO Yo YAMAGUCHI Kazuhiro UEHARA Kiyomichi ARAKI
IEICE TRANSACTIONS on Electronics
Publication Date: 2011/10/01
Online ISSN: 1745-1353
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Microwave and Millimeter-Wave Technology)
Category: Active Devices and Circuits
receiver, low noise, 3D-MMIC, fixed wireless access (FWA) system,
Full Text: PDF(1.6MB)>>
We present a highly integrated quasi-millimeter-wave receiver MMIC that integrates 22 circuits in a 3 2.3 mm area using three-dimensional MMIC (3D-MMIC) technology. The MMIC achieves low noise (3 dB) and high gain (41 dB) at 26 GHz by using an on-chip image reject filter. It integrates a multiply-by-eight (X8) local oscillator (LO) chain with the IF frequency of the 2.4 GHz band and can use low-cost voltage-controlled oscillators (VCOs) and demodulators in a 2–3 GHz frequency band. Multilayer inductors contribute to the miniaturization especially in a 2–12 GHz frequency band. Furthermore, it achieves a high dynamic range by using two step attenuators with a new built-in inverter using an N-channel depression field-effect transistor (FET). The power consumption of the MMIC is only 450 mW.