
For FullText PDF, please login, if you are a member of IEICE,
or go to Pay Per View on menu list, if you are a nonmember of IEICE.

New Factorization Algorithms for ChannelFactorization Aided MMSE Receiver in MIMO Systems
ChihCheng KUO WernHo SHEEN ChangLung HSIAO
Publication
IEICE TRANSACTIONS on Communications
Vol.E94B
No.1
pp.222233 Publication Date: 2011/01/01 Online ISSN: 17451345
DOI: 10.1587/transcom.E94.B.222 Print ISSN: 09168516 Type of Manuscript: PAPER Category: Wireless Communication Technologies Keyword: MIMO detection, MMSE channel factorization, latticereduction aided detection,
Full Text: PDF(1.2MB)>>
Summary:
Channelfactorization aided detector (CFAD) is one of the important lowcomplexity detectors used in multiple input, multiple output (MIMO) receivers. Through channel factorization, this method transforms the original MIMO system into an equivalent system with a betterconditioned channel where detection is performed with a lowcomplexity detector; the estimate is then transferred back to the original system to obtain the final decision. Traditionally, the channel factorization is done with the lattice reduction algorithms such as the LenstraLenstraLovasz (LLL) and Seysen's algorithms with no consideration of the lowcomplexity detector used. In this paper, we propose a different approach: the channel factorization is designed specifically for the minimum meansquareerror (MMSE) detector that is a popular lowcomplexity detector in CFADs. Two new types of factorization algorithms are proposed. TypeI is LLL based, where the wellknown DLLLextended algorithm, the LLL algorithm working on the dual matrix of the extended channel matrix, is a member of this type but with a higher complexity. DLLLextended is the bestperformed factorization algorithm found in the literature, TypeII is greedysearch based where its members are differentiated with different algorithm's parameters. TypeII algorithms can provide around 0.51.0 dB gain over TypeI algorithms and have a fixed computational complexity which is advantageous in hardware implementation.

