High-Speed FPGA Implementation of the SHA-1 Hash Function

Je-Hoon LEE  Sang-Choon KIM  Young-Jun SONG  

Publication
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E94-A   No.9   pp.1873-1876
Publication Date: 2011/09/01
Online ISSN: 1745-1337
DOI: 10.1587/transfun.E94.A.1873
Print ISSN: 0916-8508
Type of Manuscript: LETTER
Category: Cryptography and Information Security
Keyword: 
hash algorithm,  SHA-1,  unfolding technique,  parallel process,  

Full Text: PDF>>
Buy this Article




Summary: 
This paper presents a high-speed SHA-1 implementation. Unlike the conventional unfolding transformation, the proposed unfolding transformation technique makes the combined hash operation blocks to have almost the same delay overhead regardless of the unfolding factor. It can achieve high throughput of SHA-1 implementation by avoiding the performance degradation caused by the first hash computation. We demonstrate the proposed SHA-1 architecture on a FPGA chip. From the experimental results, the SHA-1 architecture with unfolding factor 5 shows 1.17 Gbps. The proposed SHA-1 architecture can achieve about 31% performance improvements compared to its counterparts. Thus, the proposed SHA-1 can be applicable for the security of the high-speed but compact mobile appliances.