For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Adaptive Interference Mitigation for Multilevel Flash Memory Devices
Myeongwoon JEON Kyungchul KIM Sungkyu CHUNG Seungjae CHUNG Beomju SHIN Jungwoo LEE
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences
Publication Date: 2011/11/01
Online ISSN: 1745-1337
Print ISSN: 0916-8508
Type of Manuscript: LETTER
Category: Analog Signal Processing
flash memory, interference cancellation, interference mitigation, error correction,
Full Text: PDF>>
NAND multilevel cell flash memory devices are gaining popularity because they can increase the memory capacity by storing two or more bits to a single cell. However, when the number of levels of a cell increases, the inter-cell interference which shifts threshold voltage becomes more critical. There are two approaches to alleviate the errors caused by the voltage shift. One is the error correcting codes, and the other is the signal processing methods. In this paper, we focus on signal processing methods to reduce the inter-cell interference which causes the voltage shift, and propose two algorithms which reduce the voltage shift effects by adjusting read voltages. The simulation results show that the proposed algorithms are effective for interference mitigation.