Register File Size Reduction through Instruction Pre-Execution Incorporating Value Prediction

Yusuke TANAKA  Hideki ANDO  

IEICE TRANSACTIONS on Information and Systems   Vol.E93-D   No.12   pp.3294-3305
Publication Date: 2010/12/01
Online ISSN: 1745-1361
DOI: 10.1587/transinf.E93.D.3294
Print ISSN: 0916-8532
Type of Manuscript: PAPER
Category: Computer System
microarchitecture,  microprocessor,  instruction pre-execution,  value prediction,  register file,  

Full Text: PDF>>
Buy this Article

Two-step physical register deallocation (TSD) is an architectural scheme that enhances memory-level parallelism (MLP) by pre-executing instructions. Ideally, TSD allows exploitation of MLP under an unlimited number of physical registers, and consequently only a small register file is needed for MLP. In practice, however, the amount of MLP exploitable is limited, because there are cases where either 1) pre-execution is not performed; or 2) the timing of pre-execution is delayed. Both are due to data dependencies among the pre-executed instructions. This paper proposes the use of value prediction to solve these problems. This paper proposes the use of value prediction to solve these problems. Evaluation results using the SPECfp2000 benchmark confirm that the proposed scheme with value prediction for predicting addresses achieves equivalent IPC, with a smaller register file, to the previous TSD scheme. The reduction rate of the register file size is 21%.