For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Signal Detection Circuit for 8b/10b 2.5 Gb/s Serial Data Communication System in 90 nm CMOS
Kozue SASAKI Hiroki SATO Akira HYOGO Keitaro SEKINE
IEICE TRANSACTIONS on Electronics
Publication Date: 2010/06/01
Online ISSN: 1745-1353
Print ISSN: 0916-8516
Type of Manuscript: BRIEF PAPER
equalizer, adaptive, CMOS, high-speed signal transmissions,
Full Text: PDF(542.8KB)>>
This paper presents a CMOS signal detection circuit for 2.5 Gb/s serial data communication system over FR-4 backplane. This overcomes characteristics deviation of full-wave rectifier-based simple power detection circuits due to data pattern and temperature by using an edge detector and a sample-hold circuit.