CSD-Based Programmable Multiplier Design for Predetermined Coefficient Groups

Yong-Eun KIM  Kyung-Ju CHO  Jin-Gyun CHUNG  Xinming HUANG  

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E93-A   No.1   pp.324-326
Publication Date: 2010/01/01
Online ISSN: 1745-1337
DOI: 10.1587/transfun.E93.A.324
Print ISSN: 0916-8508
Type of Manuscript: LETTER
Category: VLSI Design Technology and CAD
programmable CSD multiplier,  partial products depth reduction,  partial products sharing,  

Full Text: PDF(314.3KB)>>
Buy this Article

An efficient multiplier design method for predetermined coefficient groups is presented based on the variation of canonic signed digit (CSD) encoding and partial product sharing. By applications to radix-24 FFT structure and the pulse-shaping filter design used in CDMA, it is shown that the proposed method significantly reduces the area, propagation delay and power consumption compared with previous methods.