DRAM Controller with a Complete Predictor

Vladimir V. STANKOVIC  Nebojsa Z. MILENKOVIC  

Publication
IEICE TRANSACTIONS on Information and Systems   Vol.E92-D   No.4   pp.584-593
Publication Date: 2009/04/01
Online ISSN: 1745-1361
DOI: 10.1587/transinf.E92.D.584
Print ISSN: 0916-8532
Type of Manuscript: PAPER
Category: Computer Systems
Keyword: 
DRAM,  latency,  DRAM controller,  predictor,  

Full Text: PDF>>
Buy this Article




Summary: 
In the arsenal of resources for computer memory system performance improvement, predictors have gained an increasing role in the past years. They can suppress the latencies when accessing cache or main memory. In paper [1] it is shown how temporal parameters of cache memory access, defined as live time, dead time and access interval could be used for prediction of data prefetching. This paper examines the feasibility of applying an analog technique on controlling of opening/closing DRAM memory rows, with various improvements. The results described herein confirm the feasibility, and allow us to propose a DRAM controller with predictors that not only close the opened DRAM row, but also predict the next row to be opened.