A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme

Kai HUANG  Zhikuang CAI  Xin CHEN  Longxing SHI  

IEICE TRANSACTIONS on Electronics   Vol.E92-C   No.12   pp.1541-1544
Publication Date: 2009/12/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E92.C.1541
Print ISSN: 0916-8516
Type of Manuscript: BRIEF PAPER
Category: Integrated Electronics
ADDLL,  fast-locking,  IFSAR,  harmonic free,  

Full Text: PDF>>
Buy this Article

This paper proposes a novel delay-locked loop (DLL) with fast-locking property. The improved fast-locking successive approximation register-controlled (IFSAR) scheme can decrease the locking time to n+4 periods and be harmonic-free, where n is the bits' number of the control code for a delay line. According to the simulation result in 180 nm CMOS technology, the DLL can cover the operating range from 70 MHz to 500 MHz and dissipate 10.44 mW at 500 MHz.