For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
A Harmonic-Free All Digital Delay-Locked Loop Using an Improved Fast-Locking Successive Approximation Register-Controlled Scheme
Kai HUANG Zhikuang CAI Xin CHEN Longxing SHI
IEICE TRANSACTIONS on Electronics
Publication Date: 2009/12/01
Online ISSN: 1745-1353
Print ISSN: 0916-8516
Type of Manuscript: BRIEF PAPER
Category: Integrated Electronics
ADDLL, fast-locking, IFSAR, harmonic free,
Full Text: PDF>>
This paper proposes a novel delay-locked loop (DLL) with fast-locking property. The improved fast-locking successive approximation register-controlled (IFSAR) scheme can decrease the locking time to n+4 periods and be harmonic-free, where n is the bits' number of the control code for a delay line. According to the simulation result in 180 nm CMOS technology, the DLL can cover the operating range from 70 MHz to 500 MHz and dissipate 10.44 mW at 500 MHz.