Effects of Address-on-Time on Wall Voltage Variation during Address-Period in AC Plasma Display Panel

Byung-Tae CHOI  Hyung Dal PARK  Heung-Sik TAE  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E92-C   No.11   pp.1347-1352
Publication Date: 2009/11/01
Online ISSN: 1745-1353
DOI: 10.1587/transele.E92.C.1347
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Electronic Displays)
Category: 
Keyword: 
wall voltage variation during address-period,  address-on-time,  Vt closed curves,  voltage difference between scan and address electrodes,  overlapped double scan pulse,  

Full Text: PDF(985.6KB)>>
Buy this Article




Summary: 
To explain the variation of the address discharge during an address period, the wall voltage variation during an address period was investigated as a function of the address-on-time by using the Vt closed curves. It was observed that the wall voltage between the scan and address electrodes was decreased with an increase in the address-on-time. It was also observed that the wall voltage variation during an address period strongly depended on the voltage difference between the scan and address electrodes. Based on this result, the modified driving waveform to raise the level of Vscanw, was proposed to minimize the voltage difference between the scan and address electrodes. However, the modified driving waveform resulted in the increase in the falling time of scan pulse. Finally, the overlapped double scan waveform was proposed to reduce a falling time of scan pulse under the raised voltage level of Vscanw, also.