High-Performance VLSI Architecture of the LMS Adaptive Filter Using 4-2 Adders

Kyo TAKAHASHI  Shingo SATO  Tadamichi KUDO  Yoshitaka TSUNEKAWA  

IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E92-A   No.2   pp.633-637
Publication Date: 2009/02/01
Online ISSN: 1745-1337
DOI: 10.1587/transfun.E92.A.633
Print ISSN: 0916-8508
Type of Manuscript: LETTER
Category: Digital Signal Processing
adaptive filter,  cut-set retiming,  4-2Adder,  VLSI architecture,  

Full Text: PDF(368.2KB)>>
Buy this Article

In this report, we propose a high-performance pipelined VLSI architecture of the LMS adaptive filter derived by a cut-set retiming technique. The proposed architecture has a peculiar pipelined form with 3 adaptation delays, and the FIR filter portion has a peculiar class of the transposed form providing a minimum output latency and coefficient delay. Both the delays, the adaptation delay and coefficient delay, are compensated by a look-ahead conversion. A new high-speed 4-input and 2-output CSA type adder with a small hardware is employed. The proposed architecture can achieve a good convergence property, high-sampling rate, minimum output latency, small hardware, and lower power dissipation, simultaneously, and is very suitable to implement on the VLSI.