For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Design of a 0.5 V Op-Amp Based on CMOS Inverter Using Floating Voltage Sources
Jun WANG Tuck-Yang LEE Dong-Gyou KIM Toshimasa MATSUOKA Kenji TANIGUCHI
IEICE TRANSACTIONS on Electronics
Publication Date: 2008/08/01
Online ISSN: 1745-1353
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Electronic Circuits
operational amplifier, CMOS inverter, floating voltage source, forward body bias,
Full Text: PDF>>
This letter presents a 0.5 V low-voltage op-amp in a standard 0.18 µm CMOS process for switched-capacitor circuits. Unlike other two-stage 0.5 V op-amp architectures, this op-amp consists of CMOS inverters that utilize floating voltage sources and forward body bias for obtaining high-speed operation. And two improved common-mode rejection circuits are well combined to achieve low power and chip area reduction. Simulation results indicate that the op-amp has an open-loop gain of 62 dB, and a high unity gain bandwidth of 56 MHz. The power consumption is only 350 µW.