A Multi-Band Burst-Mode Clock and Data Recovery Circuit

Che-Fu LIANG  Sy-Chyuan HWU  Shen-Iuan LIU  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E90-C   No.4   pp.802-810
Publication Date: 2007/04/01
Online ISSN: 1745-1353
DOI: 10.1093/ietele/e90-c.4.802
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on Low-Power, High-Speed LSIs and Related Technologies)
Category: Analog and Communications
Keyword: 
multi-band,  burst-mode,  clock and data recovery,  voltage-controlled oscillator,  

Full Text: PDF>>
Buy this Article




Summary: 
A multi-band burst-mode clock and data recovery (BMCDR) circuit is presented. The available data rates are 2488.32 Mbps, 1244.16 Mbps, 622.08 Mbps, and 155.52 Mbps, which are specified in a gigabit-capable passive optical network (GPON) [1]. A half-rate and low-jitter gated voltage-controlled oscillator (GVCO) and a phase-controlled frequency divider are used to achieve the multi-band reception. The proposed BMCDR circuit has been fabricated in a 0.18 µm CMOS process. Its active area is 0.41 mm2 and consumes 70 mW including I/O buffers from a 1.8 V supply.