The Front-End LSI with a 5-Tap PRML for 2 Reading and Writing of BD-R/RW/ROM

GoangSeog CHOI  JumHan BAE  HyunSoo PARK  

IEICE TRANSACTIONS on Electronics   Vol.E90-C   No.4   pp.727-730
Publication Date: 2007/04/01
Online ISSN: 1745-1353
DOI: 10.1093/ietele/e90-c.4.727
Print ISSN: 0916-8516
Type of Manuscript: Special Section LETTER (Special Section on Low-Power, High-Speed LSIs and Related Technologies)
Category: Digital
BD,  LSI,  PRML,  OPC,  Viterbi detector,  

Full Text: PDF>>
Buy this Article

The front-end LSI having a capable of 2 reading and writing of BD-R/RW/ROM is developed. Its readability is improved by adopting 5-tap adaptive partial response maximum likelihood (PRML) with the PR(a,b,c,d,e) type channel. Due to the proposed PRML, less than 210-4 of the bit error rate (BER) is achieved with radial and tangential tilt margin of over 0.6°on 25 GB disc. The method of an optimum power control (OPC) for stable writing of various BD-R/RW is proposed. The presented chip contains 14-million transistors in a 60 mm2 dies, and is fabricated in 0.18 µm CMOS technology.