For Full-Text PDF, please login, if you are a member of IEICE,|
or go to Pay Per View on menu list, if you are a nonmember of IEICE.
Newly-Built Iterative Receiver and Hardware Implementation for V-BLAST
Rong CHEN Xun FAN Youyun XU Haibin ZHANG
IEICE TRANSACTIONS on Communications
Publication Date: 2007/02/01
Online ISSN: 1745-1345
Print ISSN: 0916-8516
Type of Manuscript: LETTER
Category: Wireless Communication Technologies
iterative receiver, V-BLAST, numerical stability, hardware implementation,
Full Text: PDF(478.8KB)>>
Iterative receivers, which perform MMSE detection and decoding iteratively, can provide significant performance improvement compared with noniterative method. However, due to the high computational cost and numerical instability, conventional MMSE detection using a priori information can not be implemented in hardware. In this letter, we propose a newly-built iterative receiver which is division-free and numerically stable, and then we analyze the results of a fixed-point simulation and present the hardware implementation architecture.