The Design of a Monolithic MSTP ASIC

Peng WANG  Chao ZHANG  Nan HUA  De-peng JIN  Lie-guang ZENG  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E89-C   No.8   pp.1248-1254
Publication Date: 2006/08/01
Online ISSN: 1745-1353
DOI: 10.1093/ietele/e89-c.8.1248
Print ISSN: 0916-8516
Type of Manuscript: PAPER
Category: Integrated Electronics
Keyword: 
MSTP,  ASIC,  ERST,  HLB,  

Full Text: PDF>>
Buy this Article




Summary: 
A highly integrated monolithic Multi-Service Transport Platform (MSTP) ASIC MSEOSX8-6 incorporating more than 26M transistors has been fabricated with 0.18 µm CMOS technology. The chip is a powerful monolithic MSTP ASIC that supports RPR applications and serves as a generic building block for MSTP network. To accelerate the chip design, we devise a novel methodology called Embedded Reduced Self-Tester (ERST), which integrates the reduced self-tester structure into the chip to shorten the duration of dynamic simulation. Moreover, we divide the design into 12 smaller Hierarchical Layout Blocks (HLB) to enable parallel layout. Resultantly, the whole design has been completed in 5 months, which saves at least 80% of the design cycle in all.