Channel-Count-Independent BIST for Multi-Channel SerDes

Kouichi YAMAGUCHI  Muneo FUKAISHI  

Publication
IEICE TRANSACTIONS on Electronics   Vol.E89-C   No.3   pp.314-319
Publication Date: 2006/03/01
Online ISSN: 1745-1353
DOI: 10.1093/ietele/e89-c.3.314
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on VLSI Design Technology in the Sub-100 nm Era)
Category: Interface and Interconnect Techniques
Keyword: 
SerDes,  BIST,  at-speed testing,  PRBS,  multi-channel synchronization,  

Full Text: PDF(657.5KB)>>
Buy this Article




Summary: 
This paper describes a BIST circuit for testing SoC integrated multi-channel serializer/deserializer (SerDes) macros. A newly developed packet-based PRBS generator enables the BIST to perform at-speed testing of asynchronous data transfers. In addition, a new technique for chained alignment checks between adjacent channels helps achieve a channel-count-independent architecture for verification of multi-channel alignment between SerDes macros. Fabricated in a 0.13-µm CMOS process and operating at > 500 MHz, the BIST has successfully verified all SerDes functions in at-speed testing of 5-Gbps20-ch SerDes macros.