Low Dynamic Power and Low Leakage Power Techniques for CMOS Motion Estimation Circuits

Nobuaki KOBAYASHI  Tomomi EI  Tadayoshi ENOMOTO  

IEICE TRANSACTIONS on Electronics   Vol.E89-C   No.3   pp.271-279
Publication Date: 2006/03/01
Online ISSN: 1745-1353
DOI: 10.1093/ietele/e89-c.3.271
Print ISSN: 0916-8516
Type of Manuscript: Special Section PAPER (Special Section on VLSI Design Technology in the Sub-100 nm Era)
Category: Low Power Techniques
CMOS,  dynamic power,  stand-by power,  leakage current,  MPEG4,  H.264,  motion estimation,  

Full Text: PDF>>
Buy this Article

To drastically reduce the dynamic power (PAT) and the leakage power (PST) of the CMOS MPEG4/H.264 motion estimation (ME) circuits, several power reduction techniques were developed. They were circuit architectures, which were able to reduce the supply voltages (VDD) and numbers of logic gates of not only the whole circuit but the critical path, a fast motion estimation algorithm, and a leakage current reduction circuit. A 0.18-µm CMOS ME circuit has been fabricated by adopting those techniques. At a clock frequency of 160 MHz and VDD of 1.25 V, PAT decreased to 75.9 µW, which was 5.35% that of a conventional ME circuit. PST also decreased to 0.82 nW, which was 3.93% that of the conventional ME circuit.