Low Complexity Bit-Parallel Squarer for GF(2n) Defined by Irreducible Trinomials

Sun-Mi PARK  Ku-Young CHANG  

Publication
IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences   Vol.E89-A   No.9   pp.2451-2452
Publication Date: 2006/09/01
Online ISSN: 1745-1337
DOI: 10.1093/ietfec/e89-a.9.2451
Print ISSN: 0916-8508
Type of Manuscript: LETTER
Category: Algorithms and Data Structures
Keyword: 
finite field arithmetic,  bit-parallel squarer,  trinomial,  shifted polynomial basis,  

Full Text: PDF>>
Buy this Article




Summary: 
We present a bit-parallel squarer for GF(2n) defined by an irreducible trinomial xn +xk +1 using a shifted polynomial basis. The proposed squarer requires TX delay and at most n/2 XOR gates, where TX is the delay of one XOR gate. As a result, the squarer using the shifted polynomial basis is more efficient than one using the polynomial basis except for k=1 or n/2.